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Measurement and Characterization of Multilayered Interconnect Capacitance for Deep-Submicron VLSI Technology I. INTRODUCTION
A S CIRCUIT density steadily increases in advanced logic and memory chips, and as transistor performance improves with each new chip generation, multilayered interconnect plays an important role in the performance and density of today's VLSI circuits [1] - [4] . With the advent of global planarization processes such as chemical and mechanical polishing (CMP), reactive-ion-etched (RIE) aluminum-alloy lines, and fully plugged via contacts, more levels of insulators and interconnects can be realized. For logic chips and microprocessors, four or five levels of interconnect provides considerable advantage in speeds and die size reductions. However, the interconnect scaling gives rise to unanticipated signal integrity problems such as delay and unmatched signal timing, which becomes especially worse due to increase of the coupling capacitances in the parallel running lines and orthogonally crossing lines. Moreover, the chip area occupied by interconnects as well as the average length of the global interconnect continue to increase, and the chip performance is mainly restricted by the RC delay and the IR drop in the interconnect lines. Under this environment, accurate measurement and characterization of the multilayered interconnect are strongly required for a successful design of the chip. D.-H. Cho was with TCAD and Device, System IC Research Lab, Hyundai Electronics, Co., Ltd, Kyungki-do, Korea. He is now with the Intel Corporation, Santa Clara, CA 95052-8119 USA (e-mail: dcho1@td2cad.intel.com).
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Publisher Item Identifier S 0894-6507(98)08368-7. The objectives can be achieved by combining modeling, simulation, and measurement into standard VLSI design methodology as shown in Fig. 1 . We have developed a systematic approach that consists of 1) determination of a interconnect library including test structures, extracting interconnect parasitics; 2) electrical measurement and extraction of interconnect parasitics; 3) dimensional measurements of the interconnects and insulator layers using SEM et al.; 4) calibration of the inputs of field solvers (or tools) based on measurements; 5) extraction of the interconnect parasitics of the structures which do not exist in the test patterns using the calibrated CAD tools; 6) evaluation of the calibrated CAD tools through comparison with the circuit simulation and the on-chip measurement for circuit performances including crosstalks and delays [5] ;
0894-6507/98$10.00 © 1998 IEEE 7) determination of the optimal interconnect design rules; 8) building the database of the electrical properties for all the possible interconnect structures using the calibrated CAD tools and the interpolations for parameterization.
In this paper, we will report the results of our study for the above steps from 1)-4) and 8) (denoted by the shade area in Fig. 1 ). For steps 1)-4), new test structures with three major types of stacked, nonstacked, and orthogonally crossing multilayered interconnect will be presented, which have been fabricated using an advanced 0.35-m CMOS logic technology. After the measurement and calculation method are described based on the test structure, the measured multilayered interconnect capacitances are compared to the twodimensional (2-D) and three-dimensional (3-D) field solver [6] , which is central to the characterization and modeling of the multilayered interconnect technology. In this work, the physical geometry data based on SEM photography have been dominantly used for calibrating the simulation tools according to the measurements. The final goal of this work (step 8) aims at building the database as a look-up table of multilayered interconnect capacitances and providing a new optimal interconnect design for high performance VLSI circuits.
II. TEST PATTERNS AND TOOL CALIBRATIONS
First, test structures including nonstacked, stacked, and orthogonally crossing multilayered interconnects were fabricated and measured. The top view and their cross-sectional view of the nonstacked multilayered interconnect structure are shown in Fig. 2 . This test structure has three types which are called single, intralayer coupled (between two interconnects of the same layer metal), and interlayer coupled (between two interconnects of different metal layers) interconnects, as shown in Fig. 2(c) . In the layout, ground metal line and signal metal line are alternatively placed to shield the electrical flux between interconnect lines. Although widths of the signal interconnect lines are changed, widths of ground lines are fixed to 20 m. The stacked multilayered interconnect test structure has a similar layout compared with the nonstacked multilayered interconnect structures. The cross-sectional and top view of the stacked multilayered interconnect structure are shown in Fig. 3 . As shown in Fig. 3(a) , metal lines of all layers are stacked in parallel. Assuming that the field interactions between the nearest interconnects and interconnects in the adjacent layers are important, only fourteen major capacitances are considered and other minor capacitances are Fig. 4(b) , assuming that only the threedimensional fringing field interactions between the nearest lines (in the same metal layer) and next adjacent interconnects are important as reported in [7] .
Second, for accurate determination of multilayered interconnect parasitics, we investigated the final geometry deviated from the baseline process recipes using the SEM photography. To demonstrate the dependence of the micro-loading effect on the drawn size of the line-to-line space, test structures for a variety of spectrum type patterns (both on a single layer and on multiple layers) are designed as shown in Fig. 5 . In the spectrum type pattern, the drawn widths and lengths of metal lines were fixed at 1 m and 0.5 cm, respectively, whereas the space between lines was varied from 0.3 to 10 m. Fig. 6(a) shows the relation of the line-to-line space and the slope, which is defined as the ratio of one-side bottom width variation ( in the figure) to the line thickness ( in the figure) . Variation of the bottom width of metal lines comes from the microloading effect in the dry etching process. The slopes of metal 1 (M1) to metal 4 (M4) versus the line-to-line space are well fitted to the linear lines up to the space of 10 m. But, we can not find a difference in slopes between the metal line in a single layer and the metal line in multiple layers. Table I shows that the thickness of interlayer metal dielectrics (IMD's) and metal lines also changes from baseline process recipes, due to the proximity effect and the process variation. The materials used in IMD layers have different dielectric constants, which have been measured using other test patterns. As shown in Fig. 6(b) , the voids in IMD layers cause the change in the intralayer coupling capacitances as well as the reliability problem such as electromigration. However, the voids are not considered in this paper since the occurrence of voids is random and they should be removed.
Finally, the dielectric constants of IMD's were obtained from capacitance measurement using the 800 m-squared parallel-plate capacitors. The sites were cross-sectioned and the IMD thickness was measured by SEM photography. The relative dielectric constants of the stacked IMD's from IMD1 to IMD4 are calculated to be 4.0, 3.9, 4.0, and 4.0, respectively. We assume that all the dielectric constants are single-valued scalar (isotropic and homogeneous).
III. NONSTACKED MULTILAYERED INTERCONNECT TEST STRUCTURE
The single and coupled line test structures were used to measure the self ( , and 4) and intralayer ( , and 4)/interlayer ( , and 3 and ) coupling capacitances as the metal line width and line-to-line metal space vary. PAD deembedded structures, which are short pads and open pads, are also used for deembedding the parasitics of the pads. The interconnect line capacitances of the test structure were measured using HP 4284 (LCR meter) which operates at 80 kHz. The details of the measurement method and the measured results are shown in Table II and Fig. 7 , respectively. In Fig. 7 , the measured capacitances are compared with the Raphael simulations with two input structures; SEM calibrated structure denoted by "after calibration" and the one based on the baseline process recipe denoted by "before calibration."
As shown in Fig. 7 , the simulation results based on the baseline process recipe are different from the measurements. This is caused from the process variation such as thickness, dielectric constant, and void formation of IMD as well as the micro-loading effect and these factors should be modeled and calibrated. While the simulation results of the self-capacitances ( , and 4) shown in Fig. 7 (a) precisely match (under 3.5% error) with the measurement after the input are calibrated, the simulation results of intralayer coupling capacitances in Fig. 7(b) show some errors even after calibration. Especially, the errors between measurements and simulations after calibration for the patterns with the line-to-line space under 1 m are speculated to occur due to the change in relative dielectric constants. This is caused by voids formed randomly in IMD layer. SEM photos show that the voids are frequently formed in the patterns with the line-to-line space less than 1 m. In addition to voids, there is a possibility that the real dielectric constants are not exactly modeled because we extracted the dielectric constants from planar patterns in place of the test patterns. Works are currently in progress to model other effects such as the void in IMD and nonhomogeneous and isotropic dielectric constants in the real multistacked IMD's.
Especially, as shown in Fig. 7(c) , larger error is found between the measurement and the simulation because of the TABLE II  THE MEASUREMENT METHOD FOR THE SELF AND INTRALAYER COUPLING  CAPACITANCES OF NONSTACKED MULTILAYERED INTERCONNECT TEST STRUCTURE determined by line width variations. However, the errors after calibration reduce to the range from 30 to 45% to 2 to 20%. Fig. 8 shows the self ( ) and total ( ) capacitances of the first metal line in nonstacked multilayered interconnect test patterns. In case of the total capacitance of a interlayer coupled line, the error of the simulation results based on baseline process recipe is relatively large compared with that of self-capacitance. The above results (Figs. 7 and 8) show the importance of calibration of IMD thickness and misalignment as well as line width variations and the statistical data for the process variation should be prepared for an accurate characterization and modeling of multilayered interconnect technology.
IV. STACKED MULTILAYERED INTERCONNECT TEST STRUCTURE
This section describes the experimental measurement method of parasitic capacitances of the stacked multilayered interconnect. The detail description of the measurement method and the measured results are shown in Table III and Fig. 9 , respectively. In the measurement, the substrate is grounded and the followings are assumed:
1) no capacitances exist between the equipotential electrodes; 2) the fringe capacitances always exist between the signal electrode and the substrate; 3) the capacitances between the neighboring electrodes are dominant; 4) the parallel metal lines are symmetrical. Fig. 3(a) .
Then, as described in Table III , the measurement and the calculation of all the parasitic capacitances are straightforward and PAD deembedding method is the same with that of nonstacked multilayered interconnects. Using the methods described in Table III , the measured capacitances were also compared to Raphael simulation. The measured results are the statistical-average values considering the wafer-to-wafer and run-to-run process variations. In the measurement, all data are consistently measured within the resolution of 0.01 pF for all wafers. Fig. 9 shows the measured capacitance components in Fig. 3(a) and exhibits the importance of the input calibration where the shade bars are the measurement and the dark bars are the calibrated Raphael simulation based on SEM photograph. Without the SEM based calibration, the maximum error of 50% is found which comes from metal shape changes by the micro-loading effect, thickness variations of IMD's and metal lines, and the misalignment of the stacked multilayered interconnects. The errors between the have been obtained by these calibrations which show the reliability of the proposed measurement method.
V. ORTHOGONALLY CROSSING MULTILAYERED INTERCONNECT TEST STRUCTURE
The crossovers among different metal layers frequently occur in a global interconnect according to the statistics in highperformance chips [7] . In this section we apply our calibration and measurement methods (introduce in Section IV) to the characterization of the crossover capacitances. The specially devised PAD de-embedding patterns are applied to removing the PAD parasitic capacitances. Then, the measurement and the calculation of all the parasitic capacitances are straightforward as described in Table IV . Measured and 3-D simulated results are illustrated in Fig. 10 for the self-and intra-coupling capacitances per unit length and the crossover capacitance per crossing. The input of CAD tool has been calibrated from the measured thickness of IMD's and metal layers based on SEM photography, but the changes of metal line shapes have not been considered because of CPU calculation limits. The errors between the measurement and simulation after calibration are within 13%.
In Fig. 10 , we can find that first, the capacitances (self and crossover capacitances) of interconnects on active regions ( , et al.) are not much different (1-3%) from those on field regions ( , et al.) , which means that stacked layers have been uniformly planarized by the CMP process. Second, the self-capacitances of the interconnect lines in Fig. 4(b) are smaller than those in single line patterns [ Fig. 2(a) ]. Especially, the decrease of self-capacitances is significant in the upper metal layers (such as , and ). Thirdly, the crossover capacitance is in the range of 0.4-0.62 fF per crossing, which is not negligible. And the capacitance between M1 and M3 is negligible in the real structures since M2 crossing between M1 and M3 shields the electrical field between M1 and M3. Although the self capacitance (0.35-0.37 pF/cm) of M2 line in Fig. 4(b) is smaller than that ( 0.84 pF/cm) of M2 line in single line patterns, the total capacitance of M2 line in Fig. 4(b) is larger (1.3-1.4 pF/cm) if crossing capacitances are included.
The slight difference between the measurements and the calibrated 3-D Raphael simulations in the figure can be further reduced, if the misalignment (between metal lines in the different layers), the processed shape of the interconnects, and the change of dielectric constants due to void formation are included.
VI. CONCLUSION
We designed new test structures and presented the measurement method of the 2-D [8] and 3-D interconnect structures, which enables us to make the accurate measurement of multilayered interconnect capacitances. The calibration based on SEM photograph was performed and compared to the measurement results. The improved accuracy from the SEM calibration demonstrates not only the importance of the calibration but also the accuracy of the proposed measurement method. Thereby the final goal of this work is to build the database for multilayered interconnect capacitances of a 0.35-m CMOS logic technology, which is indispensable for high-speed and high-performance VLSI circuit design.
